TL866 II PLUS: Difference between revisions
(add pinout table) |
(add prose pinout description) |
||
| Line 11: | Line 11: | ||
[[:Media:TL866II_Schematic.pdf|Reverse-Engineered Schematic]] | [[:Media:TL866II_Schematic.pdf|Reverse-Engineered Schematic]] | ||
{| class="wikitable" | == Pinouts == | ||
{| class="wikitable" style="float: right; margin-left: 10px;" | |||
|+ ZIF40 Pinout | |+ ZIF40 Pinout | ||
|- | |- | ||
| Line 95: | Line 97: | ||
|} | |} | ||
The primary interface to the target device is a 40 pin ZIF (zero insertion force) socket. Digital IO at LVCMOS3.3 levels is supported direct to the MCU on every pin. Inputs above +3.3V will be clamped. The V<sub>DD</sub> bus can be switched to pins 1-16 and 25-40. The V<sub>PP</sub> bus can be switched to pins 1-10 and 30-40. The ground bus can be switched to pins 1-16, 20, 21, and 25-40. | |||
<div style="clear: both;"></div> | |||
== Original research == | == Original research == | ||
Revision as of 03:50, 2 February 2020
The TL866 II PLUS is NOT compatible with the TL866 A / TL866 CS models. The microcontroller has been changed from a PIC18 to a PIC24F and there are other significant schematic changes. The plastic enclosure for the TL866 II PLUS is identical to the TL866A / TL866CS.
Hardware
The TL866II PLUS is driven by a Microchip PIC24FJ256GB110 microcontroller which connects directly to the USB.
Pinouts
| VPP | VDD | GND | 01 | 40 | GND | VDD | VPP |
|---|---|---|---|---|---|---|---|
| VPP | VDD | GND | 02 | 39 | GND | VDD | VPP |
| VPP | VDD | GND | 03 | 38 | GND | VDD | VPP |
| VPP | VDD | GND | 04 | 37 | GND | VDD | VPP |
| VPP | VDD | GND | 05 | 36 | GND | VDD | VPP |
| VPP | VDD | GND | 06 | 35 | GND | VDD | VPP |
| VPP | VDD | GND | 07 | 34 | GND | VDD | VPP |
| VPP | VDD | GND | 08 | 33 | GND | VDD | VPP |
| VPP | VDD | GND | 09 | 32 | GND | VDD | VPP |
| VPP | VDD | GND | 10 | 31 | GND | VDD | VPP |
| VDD | GND | 11 | 30 | GND | VDD | VPP | |
| VDD | GND | 12 | 29 | GND | VDD | ||
| VDD | GND | 13 | 28 | GND | VDD | ||
| VDD | GND | 14 | 27 | GND | VDD | ||
| VDD | GND | 15 | 26 | GND | VDD | ||
| VDD | GND | 16 | 25 | GND | VDD | ||
| 17 | 24 | ||||||
| 18 | 23 | ||||||
| 19 | 22 | ||||||
| GND | 20 | 21 | GND |
The primary interface to the target device is a 40 pin ZIF (zero insertion force) socket. Digital IO at LVCMOS3.3 levels is supported direct to the MCU on every pin. Inputs above +3.3V will be clamped. The VDD bus can be switched to pins 1-16 and 25-40. The VPP bus can be switched to pins 1-10 and 30-40. The ground bus can be switched to pins 1-16, 20, 21, and 25-40.
Original research
Photos
TL866 II PLUS photos
Photos of a TL866 II PLUS bought April 2018 from eBay seller goldenchipset.
Red and yellow LEDs were desoldered from mainboard to allow separation of the two PCBs.
