TL866 II PLUS: Difference between revisions

From Proghq
Jump to navigation Jump to search
VisualWikitext
(add prose pinout description)
(→‎Pinouts: add actual MCU pinouts to table)
Line 13: Line 13:
== Pinouts ==
== Pinouts ==


{| class="wikitable" style="float: right; margin-left: 10px;"
{| class="wikitable" style="float: right; margin-left: 10px; text-align: center;"
  |+ ZIF40 Pinout
  |+ ZIF40 Pinout
! V<sub>PP</sub> !! V<sub>DD</sub> !! GND !! IO !! !! !! IO !! GND !! V<sub>DD</sub> !! V<sub>PP</sub>
  |-
  |-
  | V<sub>PP</sub> || V<sub>DD</sub> || GND
  | RF1 || V<sub>DD</sub> || GND || RD10
  ! 01  !! 40
  ! 01  !! 40
  | GND || V<sub>DD</sub> || V<sub>PP</sub>
  | RD0 || GND || V<sub>DD</sub> || V<sub>PP</sub>
  |-
  |-
  | V<sub>PP</sub> || V<sub>DD</sub> || GND
  | RF0 || V<sub>DD</sub> || GND || RD9
  ! 02 !! 39
  ! 02 !! 39
  | GND || V<sub>DD</sub> || V<sub>PP</sub>
  | RD11 || GND || V<sub>DD</sub> || V<sub>PP</sub>
  |-
  |-
  | V<sub>PP</sub> || V<sub>DD</sub> || GND
  | RD7 || V<sub>DD</sub> || GND || RD8
  ! 03 !! 38
  ! 03 !! 38
  | GND || V<sub>DD</sub> || V<sub>PP</sub>
  | RD1 || GND || V<sub>DD</sub> || V<sub>PP</sub>
  |-
  |-
  | V<sub>PP</sub> || V<sub>DD</sub> || GND
  | RD6 || V<sub>DD</sub> || GND || RF8
  ! 04 !! 37
  ! 04 !! 37
  | GND || V<sub>DD</sub> || V<sub>PP</sub>
  | RD2 || GND || V<sub>DD</sub> || V<sub>PP</sub>
  |-
  |-
  | V<sub>PP</sub> || V<sub>DD</sub> || GND
  | RD13 || V<sub>DD</sub> || GND || RF2
  ! 05 !! 36
  ! 05 !! 36
  | GND || V<sub>DD</sub> || V<sub>PP</sub>
  | RD3 || GND || V<sub>DD</sub> || V<sub>PP</sub>
  |-
  |-
  | V<sub>PP</sub> || V<sub>DD</sub> || GND
  | V<sub>PP</sub> || V<sub>DD</sub> || GND || RF5
  ! 06 !! 35
  ! 06 !! 35
  | GND || V<sub>DD</sub> || V<sub>PP</sub>
  | RD4 || GND || V<sub>DD</sub> || V<sub>PP</sub>
  |-
  |-
  | V<sub>PP</sub> || V<sub>DD</sub> || GND
  | V<sub>PP</sub> || V<sub>DD</sub> || GND || RF4
  ! 07 !! 34
  ! 07 !! 34
  | GND || V<sub>DD</sub> || V<sub>PP</sub>
  | RD5 || GND || V<sub>DD</sub> || V<sub>PP</sub>
  |-
  |-
  | V<sub>PP</sub> || V<sub>DD</sub> || GND
  | V<sub>PP</sub> || V<sub>DD</sub> || GND || RD15
  ! 08 !! 33
  ! 08 !! 33
  | GND || V<sub>DD</sub> || V<sub>PP</sub>
  | RG14 || GND || V<sub>DD</sub> || V<sub>PP</sub>
  |-
  |-
  | V<sub>PP</sub> || V<sub>DD</sub> || GND
  | V<sub>PP</sub> || V<sub>DD</sub> || GND || RD14
  ! 09 !! 32
  ! 09 !! 32
  | GND || V<sub>DD</sub> || V<sub>PP</sub>
  | RG12 || GND || V<sub>DD</sub> || V<sub>PP</sub>
  |-
  |-
  | V<sub>PP</sub> || V<sub>DD</sub> || GND
  | V<sub>PP</sub> || V<sub>DD</sub> || GND || RA1
  ! 10 !! 31
  ! 10 !! 31
  | GND || V<sub>DD</sub> || V<sub>PP</sub>
  | RG13 || GND || V<sub>DD</sub> || V<sub>PP</sub>
  |-
  |-
  |    || V<sub>DD</sub> || GND
  |    || V<sub>DD</sub> || GND || RA15
  ! 11 !! 30
  ! 11 !! 30
  | GND || V<sub>DD</sub> || V<sub>PP</sub>
  | RG15 || GND || V<sub>DD</sub> || V<sub>PP</sub>
  |-
  |-
  |    || V<sub>DD</sub> || GND
  |    || V<sub>DD</sub> || GND || RA14
  ! 12 !! 29
  ! 12 !! 29
  | GND || V<sub>DD</sub> ||
  | RE7 || GND || V<sub>DD</sub> ||
  |-
  |-
  |    || V<sub>DD</sub> || GND
  |    || V<sub>DD</sub> || GND || RE0
  ! 13 !! 28
  ! 13 !! 28
  | GND || V<sub>DD</sub> ||
  | RE6 || GND || V<sub>DD</sub> ||
  |-
  |-
  |    || V<sub>DD</sub> || GND
  |    || V<sub>DD</sub> || GND || RE1
  ! 14 !! 27
  ! 14 !! 27
  | GND || V<sub>DD</sub> ||
  | RE5 || GND || V<sub>DD</sub> ||
  |-
  |-
  |    || V<sub>DD</sub> || GND
  |    || V<sub>DD</sub> || GND || RE2
  ! 15 !! 26
  ! 15 !! 26
  | GND || V<sub>DD</sub> ||
  | RE4 || GND || V<sub>DD</sub> ||
  |-
  |-
  |    || V<sub>DD</sub> || GND
  |    || V<sub>DD</sub> || GND || RE9
  ! 16 !! 25
  ! 16 !! 25
  | GND || V<sub>DD</sub> ||
  | RE3 || GND || V<sub>DD</sub> ||
  |-
  |-
  |    ||    ||
  |    ||    || || RE8
  ! 17 !! 24
  ! 17 !! 24
  |     ||     ||
  | RD12 || ||  ||
  |-
  |-
  |     ||     ||
  | || || || RF12
  ! 18 !! 23
  ! 18 !! 23
  |     ||     ||
  | RA5 || ||  ||  ||
  |-
  |-
  |     ||     ||
  | || || || RF13
  ! 19 !! 22
  ! 19 !! 22
  |     ||     ||
  | RA4 || ||  ||
  |-
  |-
  |     ||     || GND
  | || || RB2 || RA2
  ! 20 !! 21
  ! 20 !! 21
  | GND ||    ||
  | RA3 || RB3 ||    ||
  |}
  |}


Revision as of 08:16, 3 February 2020


The TL866 II PLUS is NOT compatible with the TL866 A / TL866 CS models. The microcontroller has been changed from a PIC18 to a PIC24F and there are other significant schematic changes. The plastic enclosure for the TL866 II PLUS is identical to the TL866A / TL866CS.

Hardware

The TL866II PLUS is driven by a Microchip PIC24FJ256GB110 microcontroller which connects directly to the USB.

Reverse-Engineered Schematic

Pinouts

ZIF40 Pinout
VPP VDD GND IO IO GND VDD VPP
RF1 VDD GND RD10 01 40 RD0 GND VDD VPP
RF0 VDD GND RD9 02 39 RD11 GND VDD VPP
RD7 VDD GND RD8 03 38 RD1 GND VDD VPP
RD6 VDD GND RF8 04 37 RD2 GND VDD VPP
RD13 VDD GND RF2 05 36 RD3 GND VDD VPP
VPP VDD GND RF5 06 35 RD4 GND VDD VPP
VPP VDD GND RF4 07 34 RD5 GND VDD VPP
VPP VDD GND RD15 08 33 RG14 GND VDD VPP
VPP VDD GND RD14 09 32 RG12 GND VDD VPP
VPP VDD GND RA1 10 31 RG13 GND VDD VPP
VDD GND RA15 11 30 RG15 GND VDD VPP
VDD GND RA14 12 29 RE7 GND VDD
VDD GND RE0 13 28 RE6 GND VDD
VDD GND RE1 14 27 RE5 GND VDD
VDD GND RE2 15 26 RE4 GND VDD
VDD GND RE9 16 25 RE3 GND VDD
RE8 17 24 RD12
RF12 18 23 RA5
RF13 19 22 RA4
RB2 RA2 20 21 RA3 RB3

The primary interface to the target device is a 40 pin ZIF (zero insertion force) socket. Digital IO at LVCMOS3.3 levels is supported direct to the MCU on every pin. Inputs above +3.3V will be clamped. The VDD bus can be switched to pins 1-16 and 25-40. The VPP bus can be switched to pins 1-10 and 30-40. The ground bus can be switched to pins 1-16, 20, 21, and 25-40.

Original research

Photos

TL866 II PLUS photos

Photos of a TL866 II PLUS bought April 2018 from eBay seller goldenchipset.
Red and yellow LEDs were desoldered from mainboard to allow separation of the two PCBs.

Retrieved from "https://proghq.org/w/index.php?title=TL866_II_PLUS&oldid=672"