Xeltek: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
No edit summary |
||
| Line 5: | Line 5: | ||
= 5000E = | = 5000E = | ||
the shift reg rings are used to assign a pin to GND/Vdd1/2/3 | |||
I/O is done direct from the FPGA I/O pin with a resistor/diode clamp | |||
for internal stuff, it was an Atmel ARM of some kind, a discrete USB device controller, an Xeltek "ASIC" and a Spartan 2 (IIRC) | |||
I'm pretty sure the Xeltek ASIC was actually an OTP FPGA | |||
(didn't do anything but basic LED control, bus multiplexing, and related stufs) | |||
Revision as of 05:48, 18 May 2018
Superpro and such
5000E
the shift reg rings are used to assign a pin to GND/Vdd1/2/3
I/O is done direct from the FPGA I/O pin with a resistor/diode clamp
for internal stuff, it was an Atmel ARM of some kind, a discrete USB device controller, an Xeltek "ASIC" and a Spartan 2 (IIRC)
I'm pretty sure the Xeltek ASIC was actually an OTP FPGA
(didn't do anything but basic LED control, bus multiplexing, and related stufs)